


PCB STACK UP

8L UMA



R05-HR MB PCB (rev B)

DDRIII 1333 MT/s

DDR3-SODIMM0

DDRIII 1333 MT/s

DDR3-SODIMM1

H=4.0mm

PAGE 17

PAGE 18

R05 UMA BLOCK DIAGRAM

CPU
Sandy Bridge 35W
BGA 1023 SV

PAGE 4~8

FAN & THERMAL
SMSC1422 PG 34

FDI LINK
2.7GT /s

DMI LINK
5GT /s

Mobile Intel
Series 6 Chipset

PCH

HM67
Cougar Point

FCBGA 989
25 mm X 25 mm

PAGE 9~15

SATA -HDD

PAGE 27

SATA0 600MB /s

SATA -ODD

PAGE 27

SATA1 300MB /s

Keyboard Conn.

PAGE 32

Touch Pad

PAGE 32

KBC
ITE 8518

PAGE 30

PWM FAN

PAGE 34

SPI ROM
4Mbit

PAGE 31

SPI

SPI ROM
32Mbit

PAGE 31

25MHz

32.768KHz

SINGLE CHANNEL LVDS

HDMI Bus

DISPLAY PORT C

Camera
PAGE 20

USB2.0
PAGE 16

USB2.0

USB2.0

CardReader
SD/MS/MMC
PAGE 36

LCD CONN

PAGE 20

HDMI CONN

PAGE 21

Mini DP CONN

PAGE 19

IO Board

WLAN/BT
PAGE 23

PCI-E

LAN/RJ45
Atheros
AR8152
PAGE 29

USB3.0 Controller
PAGE 25

USB3.0 Ports x2
PAGE 26

IO Board

IHDA

RJ45 CONN
PAGE 29

Audio Codec
CX20671
PAGE 28

Speaker
PAGE 28

Audio Combo Jack
X1
PAGE 28

IO Board



Quanta Computer Inc.
PROJECT : R05

power State					
S0					
S1					
S3					
S4/S5 AC					
S4/S5 DC Only					
AC/DC No Exist					




Quanta Computer Inc.


PROJECT : R05

Size	Document Number	Rev
	CLOCK GEN (9LRS3197)	2A



Sandy Bridge Processor (DMI, PEG, FDI)




DP & PEG Compensation



eDP Hot-plug (Disable)




Sandy Bridge Processor (CLK,MISC,JTAG)




Change OD part same with PDC

Copy from PDC



USE SYS_PWROK only for further test without change part


Sandy Bridge Processor (DDR3)



Quanta Computer Inc.
PROJECT : R05


330uF locate power side

	2	
Sandy Bridge Processor (GRAPHIC POWER)		



Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)




CFG[6:5] (PCIe Port Bifurcation Straps)


11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

Processor Strapping		
The CFG signals have a default value of '1' if not terminated on the board.		
CFG2 (PCI-E Static x16 Lane Reversal)	1	0
Normal Operation		Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	1	0
Normal Operation		Lane Reversed
CFG4 (DP Presence Strap)	1	0
Disable; No physical DP attached to eDP		Enable; An ext DP device is connected to eDP



Cougar Point (GND)

[illegible]

Cougar Point (HDA,JTAG,SATA)



PCH JTAG Debug (CLG)





Take care while using GPIO19 for Hot Plug function

PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_RUN R76 1K 4 NC ACZ_SPKR
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS R297 1K 4 NC ACZ_SDOUT
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R91 330K 4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	(28) ACZ_SYNC_AUDIO R300 33 4 1K 4 R305 +3.3V_SUS

change RN2 footprint to "BP4R-0402-SMT"
From: BP4R 1/12

PCI/USBOC# Pull-up(CLG)



pull hight to +3.3V_RUN 0120

Remove PCIE_MCARD2_DET#
off-page by Ryan

01/27

(27) HDD_FALL_INT1 (27) SATA_ODD_DA# (32) KB_LED_DET (32) KB_LED_DET

Change GPIO4 to KB_LED_DET 1/12
Check with BIOS program
or not? (have to be not)

1/28 check

PCI PME#

PCI PLTRST#


Add R1001 for CLK_33M_LPC

(23) CLK_33M_LPC (30) CLK_33M_KBC (13) CLK_PCI_FB


CLKOUT_PCIO
CLKOUT_PC1
CLKOUT_PC2
CLKOUT_PC3
CLKOUT_PC4




Check CLKOUT if Skew requirement?

Cougar Point-M (PCI,USB,NVRAM)



PLTRST#(CLG)



Pin Name	Strap description	Sampled	Configuration									
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)									
<div></div> <div>Defined in EDS (Intel)</div>												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>Bit 0</th><th>Bit 1</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	Bit 0	Bit 1	Boot Location	1	1	SPI *	0	0	LPC
Bit 0	Bit 1	Boot Location										
1	1	SPI *										
0	0	LPC										
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK										
<div></div> <div>Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]</div>												
DF_TV5	DMI and FDI Tx/Rx Termination Voltage	PWROK	weak pull-down 20kohm									
<div></div> <div>CheckList_1.5 p72; HR_v1.5 p476</div>												




Quanta Computer Inc.


PROJECT : R05

Cougar Point 4/7


Cougar Point-M (PCI-E, SMBUS, CLK)



SMBus/Pull-up(CLG)



CLK_REQ/Strap Pin(CLG)




Quanta Computer Inc.
PROJECT : R05

Delete NET_USB_MCARD2_DET# WWAN Function by Ryan 20100917
GPIO34/STP_PCI#


Cougar Point (GPIO,VSS_NCTF,RSVD)

ADD ODD Function by Ryan

Pin Name	Strap description	Sampled	Configuration
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)



GPIO Pull-up/Pull-down(CLG)



Add 10k Ohm pull-up to 3.3V_RUN

Delete R373 WWAN Function by Ryan

Add 10k Ohm pull-up to 3.3V_RUN

Remove off-page by Ryan 20100921

01/27

+3.3V_RUN

R64 1K/F 4 NC FDI_OVRVLTG R72 100K 4

FDI TERMINATION VOLTAGE OVERRIDE

LOW - Tx, Rx terminated to same voltage

+3.3V_RUN

R73 200K 4 CAMERA_CBL_DET#

DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

Change GPIO36 from pull-up 3.3V_RUN to pull-low for CAMERA_CBL_DET#

Change GPIO36 from pull-low 3.3V_RUN to pull-up 3.3V_RUN for CAMERA_CBL_DET#

Change R106 from CS42002JB14 to CS42002FB04

Reserve (PDC)

HOST_ALERT#1 R276 1K 4

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable


MFG-TEST

del 0527



Quanta Computer Inc.
PROJECT : R05


VccADAC =1mA(8mils)



POWER



S3/S5 USB charging circuit




0ohm as FAE's suggestion

USBP0_BUS_SW_CB0	Mode
Low	DCP, Auto-detect
High	CDP, BC Spec 1.1

OC limitation	R81	mA	
	100k ohm	480	
	22.1k ohm	2171	Applied Now


USB Conn + Power share

1/31 ADD OFFPAGE PORT




Change CN6 ESATA&USB2.0 CONN to USB 2.0 1/11
Change USB2.0 CONN P/N DFHS06FR061
footprint usb-ub113ac-ray1c-7f-6p 2/9

Change footprint for ME request



Change ESD2 from Depop to Pop



Quanta Computer Inc.

PROJECT : R05

PUSB / ESATA

H=8.0mm,RVS

SO-DIMMA SPD Address is 0XA0
SO-DIMMA TS Address is 0X30

Still Support? (Yes)

Change R205,R257 to
RP1014 by Ryan




(13,18,23,27) WLAN_SCLK
(13,18,23,27) WLAN_SDATA

C531,C530,C529,C528,C527,C526:
CH6101M9A07->CH61001KA94


Change C357 CH6101M9A07 to CH61001KA94
C356,C358:CH6101M9A07->CH61001KA94

Place these Caps near So-Dimm0.

Some Projects replace 10UF 0805 by 4.7UF 0603 11/6
It can cost down 30%




Change JDIM1A,JDIMB P/Q to DGMK4000005



change C331 PN CH4102KB93 to CH4102K1B03



change C380 PN CH4102KB93 to CH4102K1B03

H=4.0mm,RVS




C374:CH61001M9A6->CH61001KA94
C370:CH6101M9A07->CH61001KA94
C368,C373,C364,C366:
CH6101M9A07->CH61001KA94



Change C365 CH6101M9A07 to CH61001KA94
C369,C372:CH6101M9A07->CH61001KA94









MINI DISPLAY PORT CONNECTOR







change CN3 part number to DFHS20FR053 from DFHS20FR093 1/11
change CN3 footprint to dp-dp2r020jqc-cp-20p-v-smt
from dp-3v112m3-s1a17-7h-20p 1/11






Depop L26,L27,L30,L31 & short two point



HDMI




Quanta Computer Inc.
PROJECT : R05

Size	Document Number	Rev
	HDMI CONN	2A
Date:	Wednesday, June 22, 2011	Sheet 21 of 51

1.Deltet MINI DP Function by Ryan 20100916
2.Add MINI DP Function
3.Deltet MINI DP Function


MiniCard WLAN connector

1/17 Change J6 footprint to
minipci-80052-1021-52p-ldv-v from
minipci-aaa-pci-041-k01-52p




Support for WoW

change D23 PN to
BCRB500VZ29 QT 0615



Place caps close to connector.



Quanta Computer Inc.

PROJECT : R05

MINI-PCI (WLAN/WPAN)

Deltet WWAN Function by Ryan 20100916



Quanta Computer Inc.

PROJECT : R05

Size	Document Number	Rev
		2A


Date: Wednesday, June 22, 2011	Sheet 24 of 51
--------------------------------	----------------

USB3.0 schematic Remove to IO Board

HotKey CONN

Add HotKey CONN

Check EC and ME engineer



Quanta Computer Inc.

PROJECT : R05

Size Document Number Rev

NEC USB 3.0




Date: Wednesday, June 22, 2011 Sheet 25 of 51

USB3.0 CONN schematic Remove to IO Board



Change CON1001 from DFHS22FR085 to DFHS22FR178

Change CON1001 footprint from sata-c166p5-12205-l-22p-r to sata-sat-22hd0b-22p-l-v


SATA Connector UM8




ODD Connector







Change CON2 HDD CONN form DFHS22FR178 to DFHS22FR129






Notes: R37 only needed if supply to VAUX_3.3 is removed during system re-start.




External MIC/Headphone Combo



LAN (AR8151B) schematic remove to DB


LAN FFC CONNECTOR




Quanta Computer Inc.

PROJECT : R05

For EC 4Mbit (512K Byte)




For PCH 32Mbit (4M Byte)



01/25 change to QPN: DFHS02FS033

RTC BATTERY




Quanta Computer Inc.


PROJECT : R05

KEYBOARD CONNECTOR

03/30 Change CP1,CP2,CP3,CP4,CP5,CP6,C382 from Pop to Depop




Vi(on_max)=-1.4V
Vi(off_min)=-0.3




Add KB_BACKLITE_EN 1/11

Key board illumination From GM6C

+KB_LED power trace width >10 mil



KEYBOARD CONNECTOR




Change CON6 PN DFFC32FR005 to DFFC30FR058

From GM7

Change TP power rail from 5V_RUN to 3.3V_RUN
Change TP power rail from 3.3V_RUN to 5V_RUN

Touch Pad



02/10 change JP1 symbol

Change JP2 from DFFC12FR011 to DFFC06FR022

Change TP footprint from 88502-06XX-6P-L-NB1 to 88502-06XX-6P-L-SMT

Change JP1 footprint to 88513-0801-8p-l from 88502-06XX-6P-L-SMT 1/11

Change JP1 part number to DFFC08FR016 from DFFC06FR022 1/11




Quanta Computer Inc.

PROJECT : R05


01/25 Deep standby mode (Temporary name) is to reduce S5 power when AC is inserted

01/26 modify power rail to +3.3V_RTC_LDO



Power button Board

Add PWR Board CONN



change J9 footprint to afn040-n2g1x-4p-1-smt
from 88513-0401-4p-1-smt 1/11




change J9 part number to DFFC04FR018
form DFFC04FR014 1/11

2/8 change J9 footprint 88513-0401-4p-1-smt


2/10 change J9 symbol

3VALW ON POWER LOGIC

Debug PWR SW




FAN CONN




THERMAL IC

- 1.Place C223 close to EMC1422-U1
- 2.Place C77 to be close to Q8
- Total capacitance between D+/D- is 2200pF(max)
- if use 2200pF for C223, then C77 should be dummy






SYS_SHD#	4.7K	6.8K	10K	15K	22K	33K
ALERT#						
4.7K	77'C	83'C	89'C	95'C	101'C	107'C
6.8K	78'C	84'C	90'C	96'C	102'C	108'C
10K	79'C	85'C	91'C	97'C	103'C	109'C
15K	80'C	86'C	92'C	98'C	104'C	110'C
22K	81'C	87'C	93'C	99'C	105'C	111'C
33K	82'C	88'C	94'C	100'C	106'C	112'C




Change R338 6.8k->10kohm

Change R78 10k->6.8kohm



Card Reader schematic Remove to IO Board

CR Board CONN



Add R1037,R1038 for EMI request
change R1037,R1038 to short jump 5/18
change short jump to choke 5/19





Quanta Computer Inc.

PROJECT : R05


Size	Document Number	Rev
	CardReader	2A
Date:	Wednesday, June 22, 2011	Sheet 36 of 51

H15、H18 封装更新為 from H-C276D94P2 to H-TC276BC374I158D118P2
H2、H6 封装更新為 from H-TC276BC374I158D118P2 to H-TC355BC276I158D118P2
H5 封装更新為 from H-TC276BC374I158D118P2 to H-TC276BC355I158D118P2





02/08
Del H2 H9 H1 H10 H14 H12 H13 H28
02/14
Del H12


02/11
DEL H5,H6.H7.H8 contact to GND



4/7 change footprint to h-tc236bc217d118p2








+5V_ALW
Fsw : 300K
TDC : 8.12A
OCP : 11.37A

+3.3V_ALW
Fsw : 375K
TDC : 2.15A
OCP : 4.3A

27. Change PL3 to 5.6uH to reduce ripple current(3/29)



+1.5V_SUS
1.5 Volt +/- 5%
TDC : 11A
OCP : 15.4A

VDDQ and VTT discharge control


MODE pin	Discharge mode
V5IN	No discharge
VDDQ	Tracking discharge
S4/GND	Non-tracking discharge

VDDQ output voltage selection

VDDQSET	VDDQ(V)	VTTREF and VTT	NOTE
GND	1.5V	VDDQSNS/2	DDR3
V5IN	1.8V	VDDQSNS/2	DDR2
FB Resistors	Adjusting	VDDQSNS/2	1.5V < VVDDQ < 3V

Outputs Management by S3, S5 control

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	On (discharge)	Off (discharge)	Off (discharge)





Huron River


G0	G1	+VCCSA
0	0	0.9V
0	1	0.8V

Chief River


G0	G1	+VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

6. Change for EE sequence adjustment(3/25)
7. Change FB route from CPU side to PWM side(3/25)
20. Change H/S and L/S from TPCC8061 to FDMC8884(3/25)
28. change PU5 footprint to wqfn12-2x2-4-13p-SMT(3/29)









CPU Power





IGPU Power









8.9.10.11. Change for EE sequence adjustment(3/25)







Reserve for Ivy bridge